



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/658,380	09/10/2003	Woo-Jong Lee	277/ 021	3327

7590 09/12/2005

LEE & STERBA, P.C.
Suite 2000
1101 Wilson Boulevard
Arlington, VA 22209

EXAMINER

SCHINDLER, DAVID M

ART UNIT	PAPER NUMBER
----------	--------------

2862

DATE MAILED: 09/12/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/658,380

Applicant(s)

LEE ET AL.

Examiner

David Schindler

Art Unit

2862

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 17 August 2005.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 9-16 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 15 and 16 is/are allowed.
- 6) ☒ Claim(s) 9, 13 and 14 is/are rejected.
- 7) ☒ Claim(s) 10-12 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 24 January 2005 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.



Bot Ledyneh
Primary Examiner

Attachment(s)

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____.
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____.

DETAILED ACTION

1. This action is in response to the Request for Continued Examination (RCE) on 8/17/2005.

Claim Rejections - 35 USC § 112

2. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

3. Claims 9, 13, and 14 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

As to Claim 9,

This claim now recites "the pulse controller stops outputting the control signal before an end of a sensing cycle when the A/D converter outputs the digital signal to the pulse controller" on the last two lines of claim 9. It is noted however that the specification does not appear to explicitly disclose a sensing cycle. Furthermore, the specification does not disclose a pulse controller that stops outputting a control signal before an end of a sensing cycle. Figure 5 and its description in the specification appear to describe "one cycle of the sensing apparatus." This phrase is found in lines 3-4 of paragraph [0032] of page 10. Also, "FIG. 6 shows a flow chart of a control method of the present invention" on line 1 of paragraph [0033] on page 10. It appears

Art Unit: 2862

that the combination of Figures 5 and 6 along with their respective descriptions are the best fit to define a sensing cycle. The specification states "the pulse controller 110 inputs a driving signal to the pulse generator 120 to generate a pulse (s11), and inputs a high level signal, such as S_2 , as a control signal B to the AND gate 160 (S12)" on lines 3-5 of paragraph [0033] on page 10. The specification then goes on to state "a high level control signal such as S_2 is inputted to the AND gate 160 at t_1 , and an analog sensor signal such as S_1 is outputted from the fluxgate 100 and inputted into the A/D converter 170, where it is converted into a digital signal t_2 " on lines 10-13 of paragraph [0033] on page 11. Finally, the specification states "When the A/D conversion is completed at t_3 (S20), the pulse controller 110 detects the completion, and inputs a low level signal as a control signal B, such as S_2 to the AND gate 160 at t_4 (S21)" on lines 1-3 of paragraph [0034] on page 11.

It appears from the above that if a sensing cycle is defined to be from t_1 to t_4 , then the pulse controller stops outputting the control signal at the end of the sensing cycle, not before the end of the sensing cycle. If the sensing cycle is defined to be from t_2 to t_3 , then it appears that the pulse controller stops outputting the control signal after the end of the sensing cycle. In either case, the newly claim phrase "before an end of a sensing cycle" does not appear to be supported by the original disclosure.

As to Claim 13,

This claim now recites, "a pulse controller for generating a pulse to block current from flowing into a driving coil of the fluxgate before an end of a sensing cycle" on lines 2-3. For the same reasons stated in the 112 rejection of Claim 9, the newly added

Art Unit: 2862

phrase "before an end of a sensing cycle" does not appear to be supported by the original disclosure. It appears that the pulse to block current from flowing into a driving coil of the fluxgate occurs either at the end or after the end of a sensing cycle.

As to Claim 14,

This claim now recites "outputting a second control signal in order for the pulse generated from the pulse generator not to be applied to the first and second current amplifiers when the conversion of the analog signal into the digital signal by the A/D converter is complete before an end of a sensing cycle" on lines 11-14. For the same reasons stated in the 112 rejection of Claim 9, the newly added phrase "before an end of a sensing cycle" does not appear to be supported by the original disclosure. It appears that the outputting of a second control signal occurs either at the end or after the end of sensing cycle.

Claim Objections

4. Claims 10-12 are objected to because of the following informalities:

As to Claim 10,

The phrase "from the pulse controller for outputting" on the second to last line is awkward and it is recommended to instead state "from the pulse controller and for outputting."

As to Claims 11 and 12,

The above noted claims are objected to for being dependent from an objected claim.

Appropriate correction is required.

Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

6. Claim 13 is rejected under 35 U.S.C. 102(b) as being anticipated by Renger (5,764,052).

Renger discloses a pulse controller (32) for generating a pulse to block current from flowing into a driving coil (40) of the fluxgate before an end of a sensing cycle (Column 7, Lines 22-26) when it is determined that conversion of an analog signal from the fluxgate to a digital signal is completed by an A/D converter (48) and the A/D converter outputs the digital signal to the pulse controller ((Figures 1 and 4) and (Column 7, Lines 12-15) and (Column 7, Lines 22-26)).

Examiner is interpreting the end of the sensing cycle to be when the pulse controller (microprocessor / (32)) turns the transistor off (Column 7, Lines 22-25). It is noted that the outputting of the pulse to block current (low voltage level) must occur before transistor is turned off.

Claim Rejections - 35 USC § 103

7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

Art Unit: 2862

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

8. Claims 9 and 14 rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant's Admitted Prior Art (AAPA) in view of Renger (5,764,052).

As to Claim 9,

AAPA discloses a fluxgate (Figure 1) including a driving coil (40) for exciting a magnetic substance core with a current (Page 1, Paragraph [0003], Lines 2-3), first (30) and second (31) current amplifiers for applying the current to first and second ends of the driving coil (Page 1, Paragraph [0003], Lines 4-5), and a pulse generator (10) for generating a pulse to turn on/off the first and second current amplifiers (Page 2, Paragraph [0004], Lines 1-2).

AAPA does not disclose a pulse controller for outputting a control signal allowing the pulse to be applied to the first and second current amplifiers, the pulse controller outputting the control signal at a start of a sensing cycle, the fluxgate generating an analog signal due to the excited magnetic substance, and an A/D converter for converting the analog signal from the fluxgate into a digital signal, wherein the pulse controller stops outputting the control signal before an end of a sensing cycle when the A/D converter outputs the digital signal to the pulse controller.

Renger discloses a pulse controller (32) for outputting a control signal allowing a pulse generator (38) to apply a signal to a coil, the pulse controller outputting the control signal at a start of a sensing cycle (Column 6, Lines 7-11), the fluxgate generating an analog signal (Vout) due to the excited magnetic substance ((Column 3, Lines 56-57)

and (Column 6, Lines 53-63), and an A/D converter (48) for converting the analog signal from the fluxgate into a digital signal (Figure 1), wherein the pulse controller stops outputting the control signal before an end of a sensing cycle when the A/D converter outputs the digital signal to the pulse controller (Column 7, Lines 22-26).

It would have been obvious at the time of the invention to modify AAPA to include a pulse controller for outputting a control signal allowing the pulse to be applied to the first and second current amplifiers, the pulse controller outputting the control signal at a start of a sensing cycle, the fluxgate generating an analog signal due to the excited magnetic substance, and an A/D converter for converting the analog signal from the fluxgate into a digital signal, wherein the pulse controller stops outputting the control signal before an end of a sensing cycle when the A/D converter outputs the digital signal to the pulse controller as taught by Renger in order to measure an external magnetic field (Column 1, Line 62-63).

Examiner is interpreting the end of the sensing cycle to be when the pulse controller (microprocessor / (32)) turns the transistor off (Column 7, Lines 22-25). It is noted that pulse controller must stop outputting the control signal (logic high value / (Column 6, Lines 7-9)) before the transistor is turned off by the low level voltage (Column 7, Lines 22-25).

As to Claim 14,

AAPA discloses a driving coil (40) for exciting a magnetic substance core with current (Page 1, Paragraph [0003], Lines 2-3), first (30) and second (31) current amplifiers for applying current to first and second ends of the driving coil ((Figure 1) and

(Page 1, Paragraph [0003], Lines 4-5), and a fluxgate (Figure 1) with a pulse generator (10) for generating a pulse to turn on/off the first and second current amplifiers (Page 2, Paragraph [0004], Lines 1-2).

AAPA does not disclose an A/D converter for converting an analog signal from the fluxgate into a digital signal, and a pulse controller for outputting a control signal for controlling the pulse generator, the control method including a) driving the pulse generator when the fluxgate initiates a drive and outputting a first control signal in order for the pulse generated from the pulse generator to be applied to the first and second current amplifiers, and b) outputting a second control signal in order for the pulse generated from the pulse generator not to be applied to the first and second current amplifiers when the conversion of the analog signal into the digital signal by the A/D is complete before an end of a sensing cycle and the A/D converter outputs the digital signal to the pulse controller.

Renger discloses an A/D converter (48) for converting an analog signal from the fluxgate into a digital signal (Figure 1), and a pulse controller (32) for outputting a control signal for controlling the pulse generator (38), the control method including a) driving the pulse generator (38) when the fluxgate initiates a drive and outputting a first control signal in order for the pulse generated from the pulse generator to be applied to a coil ((Figures 1 and 4) and (Column 6, Lines 7-11)), and b) outputting a second control signal in order for the pulse generated from the pulse generator not to be applied to the coil when the conversion of the analog signal into the digital signal by the A/D is

complete before an end of a sensing cycle and the A/D converter outputs the digital signal to the pulse controller ((Figures 1 and 4) and (Column 7, Lines 12-30)).

It would have been obvious at the time of the invention to modify AAPA to include an A/D converter for converting an analog signal from the fluxgate into a digital signal, and a pulse controller for outputting a control signal for controlling the pulse generator, the control method including a) driving the pulse generator when the fluxgate initiates a drive and outputting a first control signal in order for the pulse generated from the pulse generator to be applied to the first and second current amplifiers, and b) outputting a second control signal in order for the pulse generated from the pulse generator not to be applied to the first and second current amplifiers when the conversion of the analog signal into the digital signal by the A/D is complete and the A/D converter outputs the digital signal to the pulse controller as taught by Renger in order to measure an external magnetic field (Column 1, Line 62-63).

Examiner is interpreting the end of the sensing cycle to be when the pulse controller (microprocessor / (32)) turns the transistor off (Column 7, Lines 22-25). It is noted that the outputting of a second control signal (low voltage level) must occur before transistor is turned off.

Allowable Subject Matter

9. Claims 10, 11, and 12 are allowed upon overcoming the above noted Claim Objection of Claim 10.
10. Claims 15 and 16 are allowed.

11. The following is an examiner's statement of reasons for allowance:

As to Claims 10, 11, and 12,

The primary reason for the allowance of claim 10 is the inclusion of an AND gate for logical AND-ing the pulse from the pulse generator with the control signal from the pulse controller for outputting an output signal to the first and second current amplifiers in accordance with the logical AND-ing. It is these features found in the claim, as they are claimed in the combination that has not been found, taught or suggested by the prior art of record, which makes this claim allowable over the prior art.

Claims 11 and 12 are allowed due to their dependency on claim 10.

As to Claims 15 and 16,

The primary reason for the allowance of claim 15 is the inclusion of logical AND-ing the pulse from the pulse generator with the control signal from the pulse controller and outputting an output signal to the first and second current amplifiers in accordance with the logical AND-ing. It is these features found in the claim, as they are claimed in the combination that has not been found, taught or suggested by the prior art of record, which makes this claim allowable over the prior art.

Claim 16 is allowed due to their dependency on claim 15.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Response to Arguments

12. Applicant's arguments filed 8/17/2005 have been fully considered but they are not persuasive.

Note: U.S. Patent Number 5,764,052 to Renger (herein referred to as "the Renger reference").

With regard to section C on page 2 of applicant's remarks, Examiner respectfully disagrees with applicant. 1) As to lines 1-2 of paragraph 4, the Renger reference does disclose a fluxgate. Please see lines 7-12 of the abstract, lines 32-34 of column 4, lines 22-63 of column 6, lines 54-67 of column 4, lines 1-10 of column 5, and Figures 1 and 2. Note the coil, the magnetic core, and that the segments 52-58 of core member 42 are saturated. 2) As to lines 2-4 of paragraph 4, the coil 40 in the Renger reference is both a drive and a sensing coil. Note that current passed through the coil generates a field that saturates the core, and the output of the coil is used to measure the magnetic field. See lines 54-59 of column 4, lines 22-36 of column 6, lines 5-15 of column 7, lines 7-12 of the abstract, and Figures 1 and 2. 3) As to lines 4-6 of paragraph 4, the Renger reference meets the claim limitations. First, the terminology used in the arguments is not found in the claim. The claim does not recited "an event." The claim recites in part "a pulse controller for generating a pulse to block current from flowing into a driving coil of a fluxgate when it is determined that conversion of an analog signal from the fluxgate to a digital signal is completed by an A/D converter and the A/D converter outputs the digital signal to the pulse controller." Column 7, Lines 12-30 of the Renger reference discloses that the microprocessor (pulse controller) reads the output of the A/D

converter (Column 7, Lines 12-13) and that "Once Vout has been measured (using ... the A/D converter 48 ...), the microprocessor 32 switches the port POUT back to a low voltage level, turning off the transistor" (Column 7, Lines 22-25) Therefore, the Renger reference meets the claim limitations. Please note Vout in Figure 1.

With regard to section D on page 3 of applicant's remarks, specifically paragraph 2, Examiner respectfully disagrees with applicant. 1) Applicant argues, "any pulse control in the Renger reference does not stop outputting a control signal in accordance with the output of the A/D converter" (Paragraph 2, Lines 5-6). The Renger reference meets this limitation. In Column 6, Lines 7-11, the Renger reference states "...the microprocessor outputs a logic high value (at T0) to turn on the transistor 34. This causes the capacitor 38 to discharge through the transistor 34, inducing a current through ... the coil 40." In Column 7, Lines 22-26, the Renger reference states "Once Vout has been measured (using ... the A/D converter 48 ...), the microprocessor 32 switches the port POUT back to a low voltage level, turning off the transistor 34 and allowing the capacitor 38 to recharge (through the resistor 36)." Therefore, the Renger reference has two control signals (a logic high value and a low voltage level) and that once Vout has been measured using the A/D converter, the logic high value control signal is stopped and is no longer output, and a low voltage level is output instead.

2) With regard to the argument on lines 8-10 of the second paragraph, Examiner respectfully disagrees. Examiner is interpreting the end of the sensing cycle to be when the pulse controller (microprocessor / (32)) turns the transistor off (Column 7, Lines 22-

Art Unit: 2862


25). As noted in the above claim rejections, the pulse controller must stop outputting the control signal (logic high value / (Column 6, Lines 7-9)) before the transistor is turned off by the low level voltage (Column 7, Lines 22-25). Therefore the outputting of the logic high value control signal must be stopped prior to the transistor turning off and thus prior to the end of the sensing cycle. Therefore, it is the opinion of the Examiner that the Renger reference appears to meet the claim limitations. It is noted that the terminology of an "event trigger" as noted by applicant on the second to last line of the second paragraph is not recited in the claims.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to David Schindler whose telephone number is (571) 272-2112. The examiner can normally be reached on M-F (8:00 - 5:00).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Edward Lefkowitz can be reached on (571) 272-2180. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

A handwritten signature in black ink, appearing to read "David Schindler". The signature is written in a cursive, flowing style.

David Schindler